Home/Jobs/Senior Engineer, PLL Design
US · visa sponsor on record

Senior Engineer, PLL Design

Samsung Semiconductor, Inc. · San Jose, CA · posted 2 weeks ago

Apply on Samsung Semiconductor, Inc.’s site →

Applications are handled on Samsung Semiconductor, Inc.’s own site. Fortune Vacancies does not collect applications and is not the employer.

Does this employer sponsor visas?

91
Certified filings · by Samsung Semiconductor, Inc., FY2026 Q2
$152,506
Median filed wage · for “Senior Engineer” · 10 filings

Source: US DOL Office of Foreign Labor Certification, LCA disclosure data, FY2026 Q2. Government data is published roughly one quarter in arrears.

This advert was matched to Senior Engineer, a job title Samsung Semiconductor, Inc. has itself sponsored.

The figure above is not this job’s salary. It is what Samsung Semiconductor, Inc. reported to the US Department of Labor for the closest role it has sponsored. A filing history means this employer has sponsored before — it is not a promise that this opening carries sponsorship, and not an offer of pay. Check the advert and ask the employer.

See every role Samsung Semiconductor, Inc. has sponsored, and what it paid →

Advertisement

The role, as Samsung Semiconductor, Inc. describes it

Please Note:

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period.

Advancing the World’s Technology Together

Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future.

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities.

Please Note:

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period.

Advancing the World’s Technology Together

Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future.

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities.

Samsung Semiconductor Inc. (SSI) is advancing the world’s technology. As a leader in Memory, System, LSI and LCD technologies, our US teams contribute to breakthroughs in 5G, SOC, memory and display. With our global perspective and diversity of thought, we proudly serve our customers around the world. We are looking for team members who share our commitment to learning and growth and excel when collaborating within and across teams.

Samsung Semiconductor Inc is looking for a talented Senior/Staff PLL Designer with strong background and hands-on experience in PLL and clock generation circuit design. The candidate will work on the design and development of high-performance PLL and clocking subsystems for RF transceivers, SerDes, and high-speed I/O applications in advanced deep-submicron CMOS technologies.

What You’ll Do

  • Design PLLs and clock generation circuits (integer-N, fractional-N, digital PLLs, clock multipliers/dividers) for RF and SerDes applications
  • Design critical PLL building blocks including VCO/DCO, charge pumps, loop filters, phase/frequency detectors, dividers, and phase interpolators
  • Perform PLL system-level modeling, noise analysis, and jitter budgeting using Matlab/Simulink
  • Drive design verification including transistor-level simulation, Monte Carlo analysis, and silicon correlation
  • Collaborate with digital, layout, and systems teams to deliver PLL IPs meeting performance, power, and area targets
  • Support bring-up, characterization, and debug of silicon prototypes in the lab

What You Bring

  • Bachelor’s with 5+ years of experience or Master's with 3+ years of experiences or PhD with 0 years of experience in a related field.
  • Extensive hands-on experience designing PLLs in deep sub-micron CMOS (5nm-28nm), including at least one of: integer-N, fractional-N, digital PLL, or sub-sampling PLL topologies
  • Deep understanding of PLL system theory: phase noise, jitter, loop dynamics, reference spurs, and fractional spurs
  • Proficiency in IC design CAD tools such as Spectre, SpectreRF, and AMS simulator
  • Strong Matlab/Simulink skills for behavioral modeling and system-level analysis
  • Familiarity with Verilog/SystemVerilog for mixed-signal simulation
  • Solid understanding of layout-sensitive design and ability to guide critical PLL layout (LC tank, charge pump, reference path)
  • Lab characterizatio

Read the full advert and apply on Samsung Semiconductor, Inc.’s site →

EvoResume AI-powered resume builder — create your CV with an AI assistant
Free AI resume builder

Build your resume before you apply

Sponsored roles draw hundreds of applicants, and most are filtered by tracking software before a person reads them. EvoResume builds an ATS-ready resume with you free, and its checker scores how cleanly yours parses and shows what to fix — so you fix it before you apply, not after.

Build your resume free → evoresume.com · free AI resume builder · free ATS check

← All open roles at proven visa sponsors · How US visa sponsorship works